

### 1.1.1 Analog-digital systems

Studiengang	Elektro- und Informationstechnik (Master)
Modulname	EITM220I Analog-digital Systems
Zugeordnete Lehrveranstaltungen	EITM221I Analog-digital Systems EITM222I Test of Digital Systems
Studiensemester	2nd Semester
Modulverantwortlicher	Prof. Dr. Rudolf Koblitz
Dozenten	Prof. Dr. Rudolf Koblitz Prof. Dr. Gerhard Schäfer
Sprache	English or German; the course language will be announced at the beginning of the semester
Lehrform, SWS und Gruppengröße	Courses, 2h+2h/week
Modus	Mandatory in the study field Information technology, elective in the other study fields of the program
Turnus	Summer semester
Arbeitsaufwand	On-campus program 60 h, self study 90 h
Kreditpunkte	5 CP
Empfohlene Vorkenntnisse	Digital Circuit Design, Electronics, feedback control systems
Voraussetzungen nach Prüfungsordnung	none
Lernziele / Kompetenzen	<p><i>Allgemein:</i> Modern system design covers the synthesis of analogue and/or digital functional blocks and the final verification of the complete system not only in the design process. Basic skills in digital and analogue system design are extended to testing aspects and mixed signal applications. Fault effects in both analogue and digital systems are presented as well as according fault models and test strategies. Description and simulation methods related to mixed signal systems are discussed on different important phase locked loop circuits.</p> <p><i>Zusammenhänge / Abgrenzung zu anderen Modulen:</i> The components of a digital system and the according design methods should be well known. It is set as entry requirements.</p> <p><i>Kenntnisse, Fertigkeiten, Kompetenzen:</i> Upon successful completion the students,</p> <ul style="list-style-type: none"> <li>• are able to describe mixed analogue digital circuits in time and frequency domain</li> <li>• can apply the simulation programs for behavioral analysis</li> <li>• can interpret the simulation results in time-domain as well as in a phase representation</li> <li>• can describe especially a PLL by its parameters</li> <li>• will be able to distinguish the block function by different realizations alternatives (e.g. phase comparators)</li> <li>• know the effects of fault models in analogue and digital systems</li> <li>• are able to verify the testability of digital circuits (Design for Testability DFT)</li> <li>• know the application of test pattern generation procedures</li> <li>• can apply boundary scan techniques</li> <li>• are able to use standard build in self-test methods</li> </ul>

Inhalt	<p><i>Analog-digital Systems</i></p> <ul style="list-style-type: none"> <li>• basics of PLL</li> <li>• comprehensive view of the different phase-comparators</li> <li>• Representation in the time-domain and in the phase plane</li> <li>• acquisition Behaviour of PLL's</li> <li>• Noise in PLL Systems</li> <li>• Applications of PLL as Frequency-Synthesis, Lock-in-detector, Costas-Loop</li> <li>• Fully digital PLL's</li> <li>• Waveform generation via Direct Digital Synthesis (DDS)</li> </ul> <p><i>Test of digital systems</i></p> <ul style="list-style-type: none"> <li>• Testenvironment</li> <li>• Fault models</li> <li>• Fault simulation</li> <li>• Automatic testpattern generation</li> <li>• Build in self test</li> <li>• Scan path techniques</li> <li>• Boundary scan</li> <li>• Test of special structures (e.g. RAM, ROM)</li> </ul>
Studien- und Prüfungsleistungen	Assessment is done by either for both lectures common, a written exam (90 minutes) or an oral examination (20 minutes). The form of examination will be announced at the beginning of the semester.
Medienformen	<ul style="list-style-type: none"> <li>• course manuscript</li> <li>• slides (Powerpoint, PDF)</li> <li>• Boundary scan training program</li> <li>• Exercises</li> <li>• Simulation with SPICE embedded in the Lecture (EITM221I)</li> </ul>
Literatur	<p>Wojtkowiak, Hans: <i>Test und Testbarkeit digitaler Schaltungen</i>, Teubner Verlag 1988</p> <p>Wunderlich H.J.: <i>Hochintegrierte Schaltungen, Prüfunggerechter Entwurf und Test</i>, Springer Verlag 1991</p> <p>Jha N.,Gupta S: <i>Testing of Digital Systems</i>, Cambridge University Press, 2003</p> <p>Parker K.P.: <i>The Boundary Scan Handbook</i>, Kluwer Academic Publisher, 2003</p> <p>Floyd Gardner: <i>Phaselock Techniques</i>, Wiley &amp; Sons, Edition: 3rd ed. (Aug., 16.2005) ISBN 978-0471430636</p> <p>Roland Best: <i>Theorie und Anwendung des Phase-locked Loops</i>, AT-Verlag Aarau (Switzerland). 4.Auflage 1987 , ISBN 3-85502-132-5</p> <p>P.V.Brennan: <i>Phase-Locked Loops: Principles and Practice</i>, McGraw-Hill 1996, ISBN 0-07-007568-9 (First published by MACMILLAN PRESS LTD</p> <p>William C.Lindsey, Marvin K.Simon: <i>Phase-Locked Loops And Their Application</i>, IEEE Press, 1978, John Wiley&amp;sons Wiley Order number: 0-471-04175-0, IEEE International Standard Book-#: 0-87942-101-0</p>